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The performance of a semiconducting carbon nanotube (CNT) is assessed and tabulated for parameters against
those of a metal-oxide-semiconductor field-effect transistor (MOSFET). Both CNT and MOSFET models considered
agree well with the trends in the available experimental data. The results obtained show that nanotubes can
significantly reduce the drain-induced barrier lowering effect and subthreshold swing in silicon channel
replacement while sustaining smaller channel area at higher current density. Performance metrics of both devices
such as current drive strength, current on-off ratio (Ion/Ioff), energy-delay product, and power-delay product for logic
gates, namely NAND and NOR, are presented. Design rules used for carbon nanotube field-effect transistors
(CNTFETs) are compatible with the 45-nm MOSFET technology. The parasitics associated with interconnects are also
incorporated in the model. Interconnects can affect the propagation delay in a CNTFET. Smaller length
interconnects result in higher cutoff frequency.
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Carbon nanotubes (CNTs) have been proposed as an alter-
native channel material to silicon (Si), based on their
quantum transport properties which, in principle, allow
ballistic transport at room temperature. CNT ballistic mod-
eling [1] has been used to assess the performance of the
device at the HSPICE circuit level [2]. Device modeling is
vital for projecting the practical performance of a CNT
transistor as a switching device in integrated circuits (ICs).
We report the potential of a CNTchannel through mod-
eling as a substitute to a silicon channel in a scaled metal-
oxide-semiconductor field-effect transistor (MOSFET) for
logic applications. By scaling the Si transistor and the
density of states (DOS) of the CNT, we observe good
agreement between CNT and ballistic Si MOSFET [3] in
the drain current–voltage (I-V) output characteristics.
Output current is critical in determining the switching
speed of a transistor in logic gates. We show that the* Correspondence: michael@fke.utm.my
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in any medium, provided the original work is poutput performances of CNT and Si channel devices are
similar in the 45-nm node experimental data. However,
the modeling results point to significant reduction in
drain-induced barrier lowering (DIBL) and related high
field effects in the CNT compared to the short-channel
nanoscale Si MOSFET at the same output current. We
also assess the effect of channel area restructuring on elec-
tric field properties as well as the role of the DOS in deter-
mining CNT current. Unlike in the Si MOSFET, it is seen
that the performance of a CNT channel is enhanced when
the source/drain width is minimized rather than the chan-
nel length due to gate-to-source/drain parasitic fringe
capacitances. MOSFET scaling according to Moore's law is
limited by process controllability.Methods
Carbon nanotube and MOSFET modeling
A layout of a carbon nanotube field-effect transistor
(CNTFET) is shown in Figure 1. The area of the channel
is defined by the width (W) of the source and drain con-
tacts and the length (L) of the nanotube. Details of the
ballistic MOSFET modeling can be found in our previous
work [3].pen Access article distributed under the terms of the Creative Commons
g/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction
roperly cited.
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work of Rahman et al. [4,5] where we have extended the
universal DOS spectral function into a numerical calcu-
lation for CNT conduction subbands. We have modified
the DOS subroutine [6] to account for multimode trans-
port [7]. To improve precision and accuracy in the simu-
lation, the parameters in Table 1 for MOSFET and
CNTFET which incorporate quasi-ballistic transport
scattering are extracted from CADENCE [8] and Javey
et al. [9], respectively. CNTFET analytical models have
been validated and agree well with experimental data
[9,10] particularly in the saturation region depicted in
Figure 2.
If a CNT can achieve the same current as a MOSFET,
an identical channel area (AMOS =ACNT) can be main-
tained by setting the width of the physical space occu-
pied by the CNTFET to be WCNT =AMOS / LCNT. When
W= L for the MOSFET, the general channel area can be
expressed as A= (kL)2, where k is the scaling factor. As
such, a CNT channel with length, 2kL should attain the
same current with W= 0.5kL. Thus, if the physical width
of the CNT channel is W≤ 0.5kL, there will not be any
area drawback in output current due to the longer L. In
fact, the maximum electric field in CNT is halved, giving
EmCNT =EmSi / 2, and is significantly reduced as the CNTTable 1 Source and drain capacitance for multiple
substrate insulator thickness
Substrate insulator
thickness (nm)
Csb or Cdb (aF) Ids (μA) at VG =1 V
10 34.53 47.395
50 6.906 47.340
100 3.453 47.272
200 1.727 47.135
300 1.151 46.998
400 0.863 46.860
500 0.691 46.723channel grows longer. For a CNT with L= 60 nm com-
pared to a Si MOSFET with L= 45 nm, the maximum
electric field is Em= 0.83 EmSi.
Device modeling
The top view of CNTFET with the source and drain con-
tacts is shown in Figure 1. The filled black rectangle
represents the contact enclosure with dimension
extracted from a generic 45-nm MOSFET process design
kit (PDK) where S= 20 nm, C= 60 nm, and
WC = LC = 100 nm. Nine capacitances are introduced into
the carbon-based macromodel as illustrated in Figure 3.
They are the gate oxide capacitance Cox, quantum capaci-
tance CQ, source capacitance Cs, drain capacitance Cd,
substrate capacitance Csub, source-to-bulk capacitance
Csb, drain-to-bulk capacitance Cdb, gate-to-source capaci-
tance Cgs, and gate-to-drain capacitance Cgd. The size of
the contact is crucial as it ultimately influences Csb
and Cdb. They are given in Table 1 and can be written as0 0.1 0.2 0.3 0.4 0.5
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Figure 2 Simulated CNT drain characteristic versus 80-nm
experimental data. Simulated single-subband CNT drain
characteristic (solid lines) versus 80-nm experimental data with
high-potassium (K)-doped source and drain doping (filled diamond)
at VG = 0 to 1.0 V in 0.2-V steps. (Adapted from [9]).
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Figure 3 HSPICE macromodel for CNTFET.
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where tins is the thickness of the insulator, W is the width
of the contact, L is the length of the contact, and εins is
the permittivity of the insulator. The substrate insulator
capacitance Csub for CNTFET is given by
Csub CNTFET ¼ 2πεins
ln 4tsubd
  ; ð2Þ
where tsub is the substrate oxide thickness and d is
the diameter of CNT. The intrinsic gate capacitance
CG of CNTFET is a series combination of gate oxide
capacitance Cox and quantum capacitance CQ [11].
The Cox of a CNTFET [12-14] is shown to be
Nanotube Cox ¼ 2πεins
ln 2tinsþdd
  ð3Þ
The quantum capacitance is expressed by [15-17]
CQ ¼ 2gvgsq
2
hvF
X
i
Eﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
E2  EGi=2ð Þ2
q Θ Ej j  EGi
2
 
;
ð4Þ
where gs is the spin degeneracy, gv is the valley degener-
acy, EGi is the bandgap energy, and vF is the Fermi vel-
ocity. The step function Θ xð Þ is equal to 1 when x > 0
and 0 when x < 0. The Cgs and Cgd are given as
Cgs ¼ LgCox2
CQ þ Cs
Ctot þ CQ
 
; ð5Þ
Cgd ¼ Lg2 Cox
CQ þ Cd
Ctot þ CQ
 
; ð6Þ
where Cs and Cd are the source and drain capacitance fit-
ting parameters, respectively, [1,2] that are used to fit theexperimental data and Lg is the length of the gate. The
sum of Cgd and Cdb gives the intrinsic capacitance Cint.
The square law is no longer valid for I-V formulation
of short-channel MOSFET. Tan et al. [3] succinctly show
the transformation of the square law that applies for the
long channel to the linear law that is applicable for
short-channel MOSFET. On the other hand, I-V formu-
lation for the CNTFET model follows the quantum con-
ductance principle that was developed by Rahman et al.
[4,5] and Datta [6]. The I-V model can be rewritten in
terms of drain voltage Vd, source voltage Vs, and gate
voltage VG that is expressed by
Ids VG;Vd;Vsð Þ ¼ GON kBTq
 log 1þ exp q EF  Vsc VG;Vd;Vsð Þð Þ=kBTð Þð Þ½ 
 GON kBTq log 1þ exp q EF  Vsc VG;Vd;Vsð Þððð½
Vd  VsÞ=kBTÞÞ; ð7Þ
where GON is the ON-conductance, Vsc is also known as
the channel surface potential [11], EF is the Fermi en-
ergy, kB is the Boltzmann constant, T is the temperature,
and q is the electric charge. The equation is iteratively
solved and hence includes the effect of gate voltage.
Model verification
In this section, the potential of CNT circuit design is
assessed. Our simulation results in Figure 4 indicate
that CNTFET is able to provide drain current perform-
ance comparable to a 45-nm-gate length MOSFET.
The model is successful in predicting expected output
current levels in a sub-100-nm-channel CNT transistor
experimental data. The DIBL effects and subthreshold
swing (SS) are better suppressed in the CNT device,
while the Si transistor demonstrates a moderate DIBL
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Figure 4 I-V characteristic of SWCNT model, semiconducting and
metallic CNT experimental data. I-V characteristic of a 50-nm
SWCNT model (dotted lines) demonstrated in comparison to
L 50 nm semiconducting CNT experimental data (filled diamond).
Metallic CNT experimental data are also shown (filled circle). Inset
shows 45-nm MOSFET characteristics where the dimension is given
in Table 2. Initial VG at the top for CNT and MOSFET is 1 V with 0.1-V
steps. (Adapted from [10]).
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Table 2. Although the CNT has similar ON-current, it
sustains Ion/Ioff ratio of two orders of magnitude lower
than Si MOSFET. The quantum ON-conductance limitTable 2 Device model specification at VGS = 1 V
Parameter CNTFET benchmarking
CNTFET MOSFET
Channel length, L 50 nm 45 nm
Contact width, Wcontact 100 nm -
Channel width, W - 125 nm
Channel area 5 × 10−15 m2 5.63 × 10−15 m2
Nanotube diameter 1.5437 nm -
Chiral vector [n,m] [20,0] -
Maximum current, Idmax 46.56 μA 50.20 μA
Transconductance, gm 68.1 μS 148 μS
Carrier density, Idmax / [d or W] 30.16 μA/nm 0.40 μA/nm
Gate capacitance, CG 14.85 aF 65.8 aF
Drain capacitance, Cd 0.59 aF 19.0 aF
Source capacitance, Cs 1.43 aF 78.7 aF
Substrate capacitance, Csub 1.60 aF 6.52 aF
Total terminal capacitance, Cter 18.47 aF 209.02 aF
Intrinsic capacitance, Cint=Cgd+Cdb 21.29 aF 37.40 aF
Load capacitance, CL at 1 GHz 46.54 fF 50.13 fF
Cutoff frequency with 5-μm wire 13.57 GHz 27.72 GHz
Drain-induced barrier lowering 40.85 mV/V 83.89 mV/V
Subthreshold swing 72.3 mV/decade 113.67 mV/decade
On-off ratio 2.99 × 104 9.54 × 106of a ballistic single-walled carbon nanotube (SWCNT)
and graphene nanoribbon with perfect contact is
GON= 4e
2/h and GON= 2e
2/h (twice the fundamental
quantum unit of conductance), respectively. Quantum
capacitance CQ is directly proportional to the density
of states of the semiconductor but inversely propor-
tional to the electrochemical potential energy. When
CQ becomes smaller than Cox, a large quantity of the
electrochemical potential energy is needed to occupy
the states above the Fermi energy. This results in the
reduction in overall intrinsic gate capacitance CG and
limits the channel charge in a semiconductor and ul-
timately the I-V characteristic of the FET devices.
Comparison in Table 2 shows that MOSFET has a
higher cutoff frequency due to higher transconductance
as compared to CNTFET with lower capacitances.
First, MOSFET logic circuits are built based on a 45-nm
generic PDK. The MOSFET designs are then compared
with carbon-based circuit models that consist of prototype
digital gates implemented in HSPICE circuit simulator.
These CNTFETs use 45-nm process design rules, namely
the minimum contact size. For a fair assessment, both
MOSFET and CNTFET are designed to provide similar
current strength (46 to 50 μA).
An appropriate CNTFET device was fabricated to inves-
tigate the contact resistance. SWCNTs were grown in situ
using the bimetal catalyst iron-molybdenum (Fe-Mo) [11]
on a silicon-on-insulator substrate with 200 nm of ther-
mally grown SiO2. Metal contacts were patterned by elec-
tron beam lithography, and 60 nm of palladium (Pd)
contacts was deposited to form a back gate geometry tran-
sistor. The spacing between the Pd contacts varied be-
tween 56.6 nm and 1.06 μm as shown in Figure 5.
A four-probe measurement was carried out at room
temperature to extract the resistance characteristics of the
carbon nanotube that was used to form the transistor
channel. The normalized resistances were 0.495, 0.744,
0.118, and 0.450 MΩ/nm for R2,3, R2,4, R3,4, and R4,5, re-
spectively, where indices indicate Pd contact labels. The
diameter of the SWCNT is 1.5 nm. Calculation shows that
the 415-nm nanotube resistance is 27.8 kΩ that is almost
equal to the theoretical RON=h/q
2 = 25.812 kΩ and four
times larger than the theoretically lowest quantum resist-
ance of the SWCNT, RON=h/4q
2 = 6.5 kΩ.
Though at 415-nm channel length ballistic transport is
not preserved in the CNT, it is still only factor 4 larger
than the theoretically expected minimum, suggesting that
scattering is not extensive. Nevertheless, the model which
assumes ballistic transport predicts similar saturation
current levels (50 μA) for both the 50- and 415-nm
channel devices, as illustrated in Figure 5. Practically, this
suggests that one must have CNT channel lengths below
approximately 100 nm or even low contact resistance in
order to utilize ballistic transport in them.
56 23 14
Figure 5 Scanning electron microscope image of Pd contacts over the nanotube with each contact being labeled. Black arrows are used
to point to the SWCNT.
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Circuit analysis
CNT circuit logic operation is simulated in HSPICE
based on the compact models described in the ‘Model
verification’ section. Figures 6, 7, 8, 9, and 10 show theVIN
Vcc
CL’M2
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Figure 6 Schematic of NOT gate with parasitic capacitance (a); input a
(a)           
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Figure 7 Schematic of two-input NAND2 gate with parasitic capacitanschematic of NOT, NAND2, NOR2, NAND3, and NOR3
gates and their corresponding input and output wave-
form, respectively. It is shown that CNTFETs are able to
provide correct logical operation as MOSFET from the
output waveform. In this simulation, it is assumed that(b) 
nd output waveforms for CNTFET (b).
(b)
ce (a); input and output waveforms for CNTFET (b).
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Figure 9 Schematic of three-input NAND3 gate with parasitic capacitance (a); input and output waveforms for CNTFET (b).
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Figure 8 Schematic of two-input NOR2 gate with parasitic capacitance (a); input and output waveforms for CNTFET (b).
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I-V characteristics. The performance evaluation of these
Boolean operations is listed in Table 3.
Performance evaluation
The unity current gain cutoff frequency for the CNTFET
circuit model is depicted in Figure 11. The model uses a(a)             
c
B
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M3
M2
M1A
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Figure 10 Schematic of three-input NOR3 gate with parasitic capacitacopper interconnect of 45 nm with a 100-nm and 500-
nm substrate insulator thickness. The interconnect
length varies from 0.01 to 100 μm. The length of inter-
connects affects considerably the frequency response.
The lower length interconnect enhances the cutoff fre-
quency. The substrate thickness also plays an active role
in lower length domain. No distinction with the substrate(b)
nce (a); input and output waveforms for CNTFET (b).
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Figure 12 PDP of CNTFET versus MOSFET.
Table 3 45-nm process propagation delay computation
between CNTFET (with and without interconnect) and
MOSFET (post-layout simulation)
Logic
circuits
CNTFET with 45-nm
process design guidelines
MOSFET with 45-nm
process
Delay without
interconnects
Delay with 5-μm
interconnect
Delay (post-layout
simulation)
Propagation
delay,
Propagation
delay,
Propagation
delay,
tp (ps) tp (ps) tp (ps)
NOT 0.14 9.277 5.005
NAND2 0.39 12.97 8.719
NAND3 0.61 16.87 11.343
NOR2 0.47 12.98 8.797
NOR3 0.50 16.48 11.655
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figure of merit for logic devices, namely power-delay prod-
uct (PDP) and energy-delay product (EDP) metrics, are
given as
PDP ¼ Pav
tp;
ð8Þ
EDP ¼ PDP
tp;
ð9Þ
where Pav is the average power and tp is the propagation
delay.
Figure 12 shows the PDP of CNTFET and MOSFET
logic gates for the 45-nm process. The simulation
results show that the PDP of CNTFET-based gates are10-2 10-1 100 101 102
0
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Figure 11 Cutoff frequency for CNTFET. Cutoff frequency for
CNTFET with interconnect length from 0.01 to 100 μm with a source
and drain contact area equivalent to that of a 45-nm MOSFET and
substrate insulator thickness of 100-nm and 500-nm.lower than that of MOSFET-based gates by several
orders of magnitude [18]. For the 45-nm process, the PDP
of CNTFET-based gates is two times smaller than that of
MOSFET-based gates with Lwire = 5 μm. It increases to
1,000 times without interconnect (Lwire = 0 μm).
Figure 13 shows the EDP of CNTFET and MOSFET
logic gates for the 45-nm process. EDP for CNTFET-
based gates with 5 μm is comparable to MOSFET. As
a result, the wire length should be kept shorter than
5 μm in order to obtain energy-efficient low-power
architecture.
Figures 14 and 15 show 3D plots of PDP and EDP for
CNTFET with copper interconnect up to 5 μm in length.
We observe a 28 % improvement of PDP while EDP
reduces by 39 % for NAND3 that adopts the 45-nm
process compared to the one that uses the 90-nm
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Figure 13 EDP of CNTFET versus MOSFET.
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Figure 14 3D plot of PDP of CNTFET logic gates. The copper interconnect length is up to 5 μm for tnode = 45 nm and tsub = 500 nm.
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logic gates NOT, NAND2, NAND3, NOR2, and NOR3
for CNTFET with and without interconnect in compari-
son with MOSFET during post-layout simulation. It is
found that NAND3 or NOR3 has the largest propagation
delay since both of them has multiple fan-in and fan-out
each. In the digital logic simulation of CNTFET, we use
an average length of 5 μm per fan-out.
Conclusions
We have established that a longer channel CNT is cap-
able of delivering output currents comparable to those
from a 45-nm-node Si MOSFET. This is possible due to
the preservation of ballistic transport over distancesCM0
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Figure 15 3D plot of EDP of CNTFET logic gates. The copper interconneapproaching 100 nm and the higher current density of a
single CNT forming the channel. Consequently, in the
same practical channel area, a CNT allows reduction of
short-channel effects as it has a lower Emax, leading to a
lower DIBL and off current.
Devices with thicker substrate insulator and smaller
source drain contact area give the highest frequency. In
addition to that, logic gates NOT, NAND2, NAND3,
NOR2, and NOR3 and their corresponding input and
output waveforms are given. The interconnect length of
cascading logic gates has a profound effect on the signal
propagation delay. In the digital logic simulation, the key
limiting factor for high-speed CNT-based chips is the
interconnect itself. The performance enhancement ofOS 
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 45 nm, t
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ct length up to 5 μm for tnode = 45 nm and tsub = 500 nm.
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nect capacitance is not reduced significantly with transis-
tor feature size. Bundled metallic MWCNTs are seen
as a potential candidate to replace copper interconnects
as future IC interconnects once the challenges of inte-
grating CNT interconnects onto existing manufacturing
processes are met.
We also show that ballistic transport is not maintained
in a CNT when contact resistance is large. A good fit to
the data output characteristics from a 50-nm CNT chan-
nel device is obtained. As mean free path in a CNT is
very long, often exceeding 1 μm, the ballistic process
plays a predominant role, similar to one discussed exten-
sively by Riyadi and Arora [19]. In fact, they define a
new feature, named ballisticity. The truly ballistic trans-
port is possible as channel length approaches zero. In a
finite length, there are always finite probabilities of
scattering.
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